## **NI PXI-5122 Specifications**

#### 14-Bit 100 MS/s Digitizer

These specifications are valid over the full operating temperature range, for all filter settings, and for all impedance selections with a sample rate of 100 MS/s, unless otherwise noted.



**Note** Specifications are subject to change without notice. For the most current product specifications, visit ni.com/manuals.

#### **Contents**

Vertical	2
Analog Input (Channel 0 and Channel 1)	2
Horizontal (Timing Characteristics)	
Sample Clock	11
Phase-Locked Loop (PLL) Reference Clock	13
CLK IN (Sample Clock and Reference Clock Input,	
Front Panel Connector)	13
CLK OUT (Sample Clock and Reference Clock Output,	
Front Panel Connector)	14
Trigger	14
Reference (Stop) Trigger	14
TRIG (External Trigger, Front Panel Connector)	16
PFI 0 and PFI 1 (Programmable Function Interface,	
AUX Front Panel Connectors)	17
Waveform Specifications	18
Calibration	
Power	19
Software	20
Environment	21
Safety, Electromagnetic Compatibility, and CE Compliance	22
Physical	23

#### **Vertical**

#### **Analog Input (Channel 0 and Channel 1)**

Table 1.

Specification		Value				
Number of Channels	Two (simul	Two (simultaneously sampled)				
Connector	BNC				_	
Impedance and	Coupling					
Input Impedance	50 Ω ±2.09	$50 \Omega \pm 2.0\%$ 1 MΩ ±0.75% in parallel with a typical capacitance of 27 pF ±2 pF				
Input Coupling	AC, DC, G	AC, DC, GND				
Voltage Levels						
Full Scale (FS)		50 Ω		1 ΜΩ	_	
Input Range and Programmable Vertical Offset	Range (V <sub>pk-pk</sub> )	Vertical Offset Range (V)	Range (V <sub>pk-pk</sub> )	Vertical Offset Range (V)		
	0.2	±0.1	0.2	±0.1	-	
	0.4	±0.2	0.4	±0.2		
	1	±0.5	1	±0.5		
	2	±1	2	±1		
	4	±2	4	±2		
	10	_	10	±5		
			20	_		
Maximum Input		50 Ω		1 ΜΩ	_	
Overload	7 V <sub>rms</sub> wit	h  Peaks  ≤ 10 V	Pea	ks  ≤ 42 V		

Table 1. (Continued)

Specification		Comments		
Accuracy				
Resolution	14 bits			_
DC Accuracy (Programmable	Range (V <sub>pk-pk</sub> )		$50~\Omega$ and $1~M\Omega$	Within ±5 °C of self-calibration
Vertical Offset = 0 V)	0.2, 0.4, 1, 2	±(0.	65% of Input + 1.0 mV)	temperature
	4, 10	±(0.	65% of Input + 8.0 mV)	
	20 (1 MΩ only)	±(0.0	65% of Input + 10.0 mV)	
Programmable Vertical Offset Accuracy	±0.4% of offset setting			Within ±5 °C of self-calibration temperature
DC Drift	±(0.057% of Input + 0.006% of FS + 100 μV) per °C			_
AC Amplitude	50 Ω 1 MΩ			Within ±5 °C of
Accuracy	±0.06 dE (±0.7%) at 50		±0.09 dB (±1.0%) at 50 kHz	self-calibration temperature
Crosstalk, Typical	≤-100 dB at 10 MHz			CH 0 to/from CH 1, External Trigger to CH 0 or CH 1
Bandwidth and	Fransient Response	e		
Bandwidth (-3 dB)	Range (V <sub>pk-pk</sub> )		$50~\Omega$ and $1~M\Omega$	Filters off  *78 MHz above
	All ranges except 0.2	100 MHz		40 °C
	0.2	80 MHz up to 40 °C*		
Rise/Fall Time, Typical	Range (V <sub>pk-pk</sub> )		$50~\Omega$ and $1~M\Omega$	_
	All ranges except 0.2		3.5 ns	
	0.2		4.2 ns	

Table 1. (Continued)

Specification	Value			Comments
Bandwidth	Noise Filt	er	Antialias Filter	Only one filter
Limit Filters	20 MHz 2-pole Bessel		40 MHz (-6 dB, typical) 35 MHz (-3 dB) 6-pole Chebyshev filter	can be enabled at any given time. The antialias filter is enabled by default.
AC-Coupling Cutoff (-3 dB)	12 Hz			AC coupling available on 1 MΩ only
Passband Flatness	Filter Settings	Range (V <sub>pk-pk</sub> )	$50~\Omega$ and $1~M\Omega$	Referenced to 50 kHz
	Filters Off	All ranges except 0.2	±0.4 dB DC to 20 MHz ±1 dB 20 MHz to 50 MHz	
		0.2	±0.4 dB DC to 20 MHz ±1 dB 20 MHz to 40 MHz	
	Antialias Filter On	All ranges	±1.2 dB DC to 16 MHz ±1.6 dB 16 MHz to 32 MHz	




Figure 1. NI 5122 Frequency Response (Typical)

Table 1. (Continued)

Specification		Value		Comments
Spectral Characte				
Spurious Free Dynamic Range	Range (V <sub>pk-pk</sub> )	50 Ω	1 ΜΩ	10 MHz, -1 dBFS input
with Harmonics (SFDR), Typical	0.2	75 dBc	70 dBc	signal.
77 31	0.4	75 dBc	70 dBc	Includes the 2 <sup>nd</sup> through
	1	75 dBc	70 dBc	the 5 <sup>th</sup> harmonics.
	2	75 dBc	70 dBc	Measured
	4	65 dBc	70 dBc	from DC to
	10	65 dBc	60 dBc	50 MHz.
	20 (1 MΩ only)	N/A	60 dBc	

Table 1. (Continued)

Specification	Value				Comments	
Total Harmonic Distortion	Range (V <sub>pk-pk</sub> )	$_{\rm k}$ ) 50 $\Omega$ 1 ${\rm M}\Omega$			10 MHz, -1 dBFS input	
(THD), Typical	0.2	-7	5 dBc	-6	8 dBc	signal.
71	0.4	-7	5 dBc	-6	8 dBc	Includes the 2 <sup>nd</sup> through
	1	-7	5 dBc	-6	8 dBc	the 5 <sup>th</sup> harmonics.
	2	-7	3 dBc	-6	8 dBc	narmonics.
	4	-6	3 dBc	-6	8 dBc	
	10	-6	3 dBc	-5	8 dBc	
	20 (1 MΩ only)					
Intermodulation	Ra	anges up t	o 2 V <sub>pk-pk</sub> on	$50\Omega$ Input	-	Two tones at
Distortion, Typical	-75 dBc					10.2 MHz and 11.2 MHz. Each tone is –7 dBFS.
Signal-to-Noise		5	50 Ω	1	ΜΩ	10 MHz,
Ratio (SNR), Typical	Range (V <sub>pk-pk</sub> )	Filters Off	Antialias Filter On	Filters Off	Antialias Filter On	-1 dBFS input signal.
	0.2	60 dB	60 dB	56 dB	60 dB	Excludes harmonics.
	0.4	62 dB	62 dB	61 dB	62 dB	Measured
	1	62 dB	62 dB	62 dB	62 dB	from DC to 50 MHz.
	2	62 dB	62 dB	62 dB	62 dB	JO WILL.
	4			61 dB	62 dB	

Table 1. (Continued)

Specification	Value				Comments	
Signal to Noise		4	50 Ω	1	ΜΩ	10 MHz,
and Distortion (SINAD), Typical	Range (V <sub>pk-pk</sub> )	Filters Off	Antialias Filter On	Filters Off	Antialias Filter On	-1 dBFS input signal.
	0.2	60 dB	60 dB	56 dB	59 dB	Includes harmonics.
	0.4	62 dB	62 dB	60 dB	61 dB	Measured
	1	62 dB	62 dB	61 dB	61 dB	from DC to 50 MHz.
	2	62 dB	62 dB	61 dB	61 dB	JO WIIIZ.
	4	_	_	60 dB	61 dB	




Figure 2. NI 5122 Dynamic Performance, 50  $\Omega$ , 1  $V_{pk-pk}$  Range (Typical)

Table 1. (Continued)

Specification		Value		Comments
RMS Noise (Noise Filter On)	Range (V <sub>pk-pk</sub> )	50 Ω	1 ΜΩ	Inputs 50 Ω terminated
	0.2	46 μV <sub>rms</sub> (0.023% FS)	60 μV <sub>rms</sub> (0.030% FS)	
	0.4	92 μV <sub>rms</sub> (0.023% FS)	92 μV <sub>rms</sub> (0.023% FS)	
	1	230 µV <sub>rms</sub> (0.023% FS)	230 µV <sub>rms</sub> (0.023% FS)	
	2	460 μV <sub>rms</sub> (0.023% FS)	460 μV <sub>rms</sub> (0.023% FS)	
	4	920 μV <sub>rms</sub> (0.023% FS)	920 μV <sub>rms</sub> (0.023% FS)	
	10	2.3 mV <sub>rms</sub> (0.023% FS)	2.3 mV <sub>rms</sub> (0.023% FS)	
	20 (1 MΩ only)	N/A	4.6 mV <sub>rms</sub> (0.023% FS)	
RMS Noise (Antialias	Range (V <sub>pk-pk</sub> )	50 Ω	1 ΜΩ	Inputs 50 Ω terminated
Filter On)	0.2	66 μV <sub>rms</sub> (0.033% FS)	80 μV <sub>rms</sub> (0.040% FS)	
	0.4	$100  \mu V_{rms}$ (0.025% FS)	$120  \mu V_{rms}$ (0.030% FS)	
	1	250 µV <sub>rms</sub> (0.025% FS)	300 μV <sub>rms</sub> (0.030% FS)	
	2	500 μV <sub>rms</sub> (0.025% FS)	600 μV <sub>rms</sub> (0.030% FS)	
	4	1 mV <sub>rms</sub> (0.025% FS)	1.2 mV <sub>rms</sub> (0.030% FS)	
	10	2.5 mV <sub>rms</sub> (0.025% FS)	3 mV <sub>rms</sub> (0.030% FS)	
	20 (1 MΩ only)	N/A	6 mV <sub>rms</sub> (0.030% FS)	

Table 1. (Continued)

Specification		Value		Comments
RMS Noise (Filters Off)	Range (V <sub>pk-pk</sub> )	50 Ω	1 ΜΩ	Inputs 50 Ω terminated
	0.2	66 μV <sub>rms</sub> (0.033% FS)	110 µV <sub>rms</sub> (0.055% FS)	
	0.4	$100  \mu V_{rms} \\ (0.025\%  FS)$	160 μV <sub>rms</sub> (0.040% FS)	
	1	250 µV <sub>rms</sub> (0.025% FS)	300 μV <sub>rms</sub> (0.030% FS)	
	2	500 μV <sub>rms</sub> (0.025% FS)	600 μV <sub>rms</sub> (0.030% FS)	
	4	1 mV <sub>rms</sub> (0.025% FS)	1.6 mV <sub>rms</sub> (0.040% FS)	
	10	2.5 mV <sub>rms</sub> (0.025% FS)	3 mV <sub>rms</sub> (0.030% FS)	
	20 (1 MΩ only)	N/A	6 mV <sub>rms</sub> 0.030% FS)	




Figure 3. Representation of NI 5122 Spectral Noise Density at 0.2 V Range, Noise Filter Enabled, 1  $M\Omega$  Input Impedance




Figure 4. Representation of NI 5122 Spectral Noise Density at 0.2 V Range, Full Bandwidth, 50  $\Omega$  Input Impedance (Does Not Include System Spurs. All Spurs  $\leq$ 135 dBm/Hz)

## **Horizontal (Timing Characteristics)**

#### Sample Clock

Table 2.

Specification	Va	lue	Comments
Sources	Internal, Onboard Clock (internal VCXO)*     External, CLK IN (front panel SMB connector)     External, PXI Star Trigger (backplane connector)		* Internal Sample Clock is locked to the Reference Clock or derived from the onboard VCXO.
Onboard Clock (In	nternal VCXO)		
Sample Rate Range	Real-Time Sampling (Single Shot)	Random Interleaved Sampling (RIS)	* Divide by <i>n</i> decimation used for all rates less than
	1.526 kS/s to 100 MS/s*	200 MS/s to 2 GS/s in multiples of 100 MS/s	100 MS/s. For more information about Sample Clock and decimation, refer to the <i>NI High-Speed Digitizers Help</i> .
Phase Noise Density, Typical	<-100 dBc/Hz at 100 Hz <-120 dBc/Hz at 1 kHz <-130 dBc/Hz at 10 kHz		10 MHz input signal
Sample Clock Jitter, Typical	≤1 ps rms (100 Hz to 100 kHz) ≤2 ps rms (100 Hz to 1 MHz)		Includes the effects of the converter aperture uncertainty and the clock circuitry jitter. Excludes trigger jitter.
Timebase Frequency and Accuracy	100 MHz ±25 ppm		When not phase-locked to Reference Clock
Sample Clock Delay Range	±1 Sample Clock period		_
Sample Clock Delay Resolution	10 ps		_

Table 2. (Continued)

Specification	Value	Comments				
External Sample C	External Sample Clock					
Sources	<ol> <li>CLK IN (front panel SMB co</li> <li>PXI Star Trigger (backplane</li> </ol>		_			
Frequency Range	30 MHz to 105 MHz	Divide by $n$ decimation available where $1 \le n \le 65,535$ . For more information about Sample Clock and decimation, refer to the $NI$ High-Speed Digitizers $Help$ .				
Duty Cycle Tolerance	45% to 55%		_			
Sample Clock Expo	orting					
Exported Sample Clock	Destination	Maximum Frequency	* Decimated Sample Clock only			
Destinations	CLK OUT (front panel SMB connector)	105 MHz				
	PXI_TRIG <06> (backplane connector)*	20 MHz				
	PFI <01> (front panel 9-pin mini-circular DIN connector)*	25 MHz				

ni.com

#### Phase-Locked Loop (PLL) Reference Clock

Table 3.

Specification	Value	Comments
Sources	PXI_CLK10 (backplane connector)     CLK IN (front panel SMB connector)	_
Frequency Range	1 MHz to 20 MHz in 1 MHz increments. Default of 10 MHz. The PLL Reference Clock frequency has to be accurate to ±50 ppm.	_
Duty Cycle Tolerance	45% to 55%	_
Exported Reference Clock Destinations	<ol> <li>CLK OUT (front panel SMB connector)</li> <li>PXI_TRIG &lt;06&gt; (backplane connector)</li> <li>PFI &lt;01&gt; (front panel 9-pin mini-circular DIN connector)</li> </ol>	_

# **CLK IN (Sample Clock and Reference Clock Input, Front Panel Connector)**

Table 4.

Specification	Value	Comments
Input Voltage Range	Sine wave: $0.65~V_{pk-pk}$ to $2.8~V_{pk-pk}$ (0 dBm to 13 dBm) Square wave: $0.2~V_{pk-pk}$ to $2.8~V_{pk-pk}$	_
Maximum Input Overload	7 $V_{rms}$ with $ Peaks  \le 10 \text{ V}$	_
Impedance	50 Ω	_
Coupling	AC	_

## **CLK OUT (Sample Clock and Reference Clock Output, Front Panel Connector)**

Table 5.

Specification	Value	Comments
Output Impedance	50 Ω	_
Logic Type	3.3 V CMOS	_
Maximum Drive Current	±48 mA	_

### Trigger

#### Reference (Stop) Trigger

Table 6.

Specification		Va	lue	Comments
Trigger Types		Types	Sources	Refer to the
and Sources	_	indow, Hysteresis, igital, Immediate, ware	CH 0, CH 1, TRIG, PXI_TRIG <06>, PFI <01>, PXI Star Trigger, and Software	following sections and NI High-Speed Digitizers Help for more information about what sources are available for each trigger type.
Time	TDC	Onboard Clock	External Clock	TDC = Time to
Resolution	On	100 ps	N/A	Digital Conversion
	Off	10 ns	External Clock Period	Circuit
Holdoff	TDC	Onboard Clock	External Clock	_
	On	10 μs to 171.79 s	N/A	
	Off	2 μs to 171.79 s	200 * (External Clock Period) to (2 <sup>32</sup> – 1) * (External Clock Period)	

Table 6. (Continued)

Specification	Va	lue	Comments	
Analog Trigger	(Edge, Window, and Hyster	esis Trigger Types)		
Sources	<ol> <li>CH 0 (front panel BNC co.</li> <li>CH 1 (front panel BNC co.</li> <li>TRIG (front panel BNC co.</li> </ol>	nnector)	_	
Trigger Level	CH 0, CH 1	TRIG (External Trigger)	_	
Range	100% FS	±5 V	_	
Trigger Level Resolution	10 bits (1 in 1,024)		_	
Edge Trigger	CH 0, CH 1	TRIG (External Trigger)	_	
Sensitivity	2.5% FS up to 50 MHz, increasing to 5% FS at 100 MHz	$\begin{array}{c} 0.25 \ V_{pk\text{-}pk} \ \text{up to } 100 \ \text{MHz}, \\ \text{increasing to } 1 \ V_{pk\text{-}pk} \ \text{at} \\ 200 \ \text{MHz} \end{array}$		
Level	CH 0, CH 1	TRIG (External Trigger)	_	
Accuracy, Typical	±3.5% FS up to 10 MHz	±0.35 V (±3.5% FS) up to 10 MHz		
Jitter	80 ps rms		Within ±5 °C of self-calibration temperature	
Trigger Filters	Low-Frequency (LF) Reject	High-Frequency (HF) Reject	_	
	50 kHz	50 kHz		
Digital Trigger	(Digital Trigger Type)			
Sources	PXI_Trig <06> (backplane connector)     PFI <01> (front panel SMB connector)     PXI Star Trigger (backplane connector)		_	
Video Trigger (Video Trigger Type)				
Sources	<ol> <li>CH 0 (front panel BNC connector)</li> <li>CH 1 (front panel BNC connector)</li> <li>TRIG (front panel BNC connector)</li> </ol>		_	

Table 6. (Continued)

Specification	Value	Comments
Types	1. Specific Line	_
	2. Any Line	
	3. Specific Field	
Standard	Negative sync of NTSC, PAL, or SECAM signal	_

#### **TRIG (External Trigger, Front Panel Connector)**

Table 7.

Specification	Value	Comments
Connector	BNC	_
Impedance	1 M $\Omega$ in parallel with 22 pF	_
Coupling	AC, DC	_
AC-Coupling Cutoff (-3 dB)	12 Hz	_
Input Voltage Range	±5 V	_
Maximum Input Overload	Peaks  ≤ 42 V	_

# PFI 0 and PFI 1 (Programmable Function Interface, AUX Front Panel Connectors)

Table 8.

Specification	Value	Comments
Connector	9-pin mini-circular DIN	_
Direction	Bi-directional	_
As an Input (Trigge	er)	
Destinations	Start Trigger (Acquisition Arm)	_
	2. Reference (Stop) Trigger	
	3. Arm Reference	
	4. Advance Trigger	
Input Impedance	150 kΩ	_
$V_{IH}$	2.0 V	_
V <sub>IL</sub>	0.8 V	_
Maximum Input Overload	-0.5 V to 5.5 V	_
Maximum Frequency	25 MHz	_
As an Output (Ever	nt)	
Sources	Start Trigger (Acquisition Arm)	_
	2. Reference (Stop) Trigger	
	3. End of Record	
	4. Done (End of Acquisition)	
	5. Probe Compensation (1 kHz, 50% duty cycle square wave, PFI 1 only)	
Output Impedance	50 Ω	_
Logic Type	3.3 V CMOS	_
Maximum Drive Current	±24 mA	_
Maximum Frequency	25 MHz	_

## **Waveform Specifications**

Table 9.

Specification		Value		Comments
Onboard Memory Size	8 MB per channel standard (4 megasamples per channel)	32 MB per channel option (16 megasamples per channel)	256 MB per channel option (128 mega- samples per channel)	_
Minimum Record Length	1 Sample			_
Number of Pretrigger Samples	Zero up to full Record Length			True for both single-record mode and multiple-record mode
Number of Posttrigger Samples	Zero up to full Record Length			True for both single-record mode and multiple-record mode
Maximum Number of Records in	8 MB per Channel Standard	32 MB per Channel Option	256 MB per Channel Option	_
Onboard Memory	32,768	131,072	1,048,576	
Allocated Onboard Memory Per Record	Record Length in samples + 100 samples. Round the sum up to the next multiple of 64 samples.  1 sample = 2 bytes			_

#### **Calibration**

Table 10.

Specification	Value	Comments
Self-Calibration	Self-calibration is done on software command. The calibration corrects for gain, offset, frequency response, triggering, and timing adjustment errors for all input ranges.	_
External Calibration (Factory Calibration)	The external calibration calibrates the VCXO and the voltage reference. Appropriate constants are stored in nonvolatile memory.	_
Interval for External Calibration	2 years	_
Warm-Up Time	15 minutes	_

#### **Power**

Table 11.

Specification	Typical Value	Comments
+3.3 VDC	1.4 A	_
+5 VDC	1.6 A	
+12 VDC	0.10 A	
-12 VDC	0.27 A	
Total Power	17.1 W	

#### Software

Table 12.

Specification	Value	Comments
Driver Software	NI-SCOPE 2.5 or later. NI-SCOPE is an IVI-compliant driver that allows you to configure, control, and calibrate the NI 5122. NI-SCOPE provides application programming interfaces for many development environments.	
Application Software	NI-SCOPE provides programming interfaces, documentation, and examples for the following application development environments:  • LabVIEW  • LabWindows™/CVI™  • Measurement Studio  • Microsoft Visual C/C++  • Microsoft Visual Basic	
Interactive Soft Front Panel and Configuration	The Scope Soft Front Panel 2.0 or later supports interactive control of the NI 5122. The Scope Soft Front Panel is included on the NI-SCOPE CD.  National Instruments Measurement & Automation Explorer (MAX) also provides interactive configuration and test tools for the NI 5122. MAX is included on the NI-SCOPE CD.	_

#### **Environment**

Table 13.

Specification	Value	Comments
Operating	0 °C to +55 °C in all NI PXI chassis except the following:	_
Temperature	0 °C to +45 °C when installed in an NI PXI-1000/B or PXI-101x chassis	
	(Meets IEC-60068-2-1 and IEC-60068-2-2)	
Storage	−20 °C to +70 °C	_
Temperature	(Meets IEC-60068-2-1 and IEC-60068-2-2)	
Operating Relative	10% to 90%, noncondensing	_
Humidity	(Meets IEC-60068-2-56)	
Storage Relative	5% to 95%, noncondensing	_
Humidity	(Meets IEC-60068-2-56)	
Operating Shock	30 g, half-sine, 11 ms pulse	_
	(Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F)	
Storage Shock	50 g, half-sine, 11 ms pulse	_
	(Meets IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F)	
Operating Vibration	5 Hz to 500 Hz, 0.31 g <sub>rms</sub>	_
	(Meets IEC-60068-2-64)	
Storage Vibration	5 Hz to 500 Hz, 2.46 g <sub>rms</sub>	_
	(Meets IEC-60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B)	
Altitude	2,000 m maximum (at 25 °C ambient temperature)	_
Pollution Degree	2	_

# Safety, Electromagnetic Compatibility, and CE Compliance

Table 14.

Specification	Value	Comments		
Safety	The NI 5122 meets the requirements of the following standards for safety and electrical equipment for measurement, control, and laboratory use:	For UL and other safety certifications, refer to the product label or visit ni.com.		
	• IEC 61010-1, EN 61010-1			
	• UL 3111-1, UL 61010B-1			
	• CAN/CSA C22.2 No. 1010.1			
Emissions	EN 55011 Class A at 10 m FCC Part 15A above 1 GHz			
Immunity	EN 61326:1997 + A2:2001, Table 1	_		
EMC/EMI	CE, C-Tick, and FCC Part 15 (Class A) Compliant. For EMC compliance, you <i>must</i> operate this device with shielded cabling.	_		
This product meets the essential requirements of applicable European Directives, as amended for CE marking, as follows:				
Low-Voltage Directive (safety)	73/23/EEC	_		
Electromagnetic Compatibility Directive (EMC)	89/336/EEC	_		

**Note**: Refer to the Declaration of Conformity (DoC) for this product for any additional regulatory compliance information. To obtain the DoC for this product, visit ni.com/hardref.nsf/.

### **Physical**

#### Table 15.

Specification	Value		Comments	
Dimensions	Single 3U PXI Slot. CompactPCI compatible.		_	
Front Panel Connectors				
Label	Functions	Connector Type		
CH 0	Analog Input	BNC female		
CH 1	Analog Input	BNC female		
TRIG	External Trigger	BNC female		
CLK IN	Sample Clock Input and Reference Clock Input	SMB jack		
CLK OUT	Sample Clock Output and Reference Clock Output	SMB jack		
AUX I/O	PFI 0, PFI 1	9-pin mini-circular DIN		
Front Panel Indicators				
LEDs	Access LED	Active LED	For more information, refer to the NI High-Speed Digitizers Help.	
	The Access LED indicates the status of the PCI bus and the interface from the NI 5122 to the controller.	The Active LED indicates the status of the onboard acquisition hardware of the NI 5122.		

 $\text{CVI}^{\intercal}$ ,  $\text{IVI}^{\intercal}$ ,  $\text{LabVIEW}^{\intercal}$ , Measurement Studio $^{\intercal}$ , National Instruments $^{\intercal}$ ,  $\text{NI}^{\intercal}$ , and ni.com $^{\intercal}$  are trademarks of National Instruments Corporation. Product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering National Instruments products, refer to the appropriate location: Help\*Patents in your software, the patents.txt file on your CD, or ni.com/patents.



323497A-01

Aug03